By Topic

Highly stable SOI technology to suppress floating body effect for high performance CMOS device

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Hee Sung Kang ; Syst. LSI Div., Samsung Electron., Kyoungi-Do, South Korea ; Young-Wug Kim ; Kong-Soo Chung ; Ki Mum Nam
more authors

High performance microprocessors with high stabilities are fabricated on Si and SiGe inserted (SGI) SOI wafers. The operation margins of voltages and frequency are characterized. For body floating devices, the operation margins at high Vdd and low frequency are narrow due to the floating body effect (FBE). These operation limits are drastically improved by applying a body contact for only NMOS at the critical circuits sensitive to the FBE. The maximum operation voltage increases from 1.8 V up to 2.5 V. The minimum operation frequency is lowered from 370 MHz to 220 MHz. The functionality of the NMOS body contact SOI microprocessor is comparable to that of the bulk. To maximize the SOI performance gain, body contacted and floating SOI devices should be optimized, and the smaller portion of body contacted devices are conclusive. For body floating SOI devices, the SGI SOI technology is very effective in suppressing SOI FBE and provides stable circuit operation.

Published in:

Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International

Date of Conference:

2-5 Dec. 2001