An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits | IEEE Journals & Magazine | IEEE Xplore