By Topic

Achieving power efficiency through minimum cycle time in digital signal processor design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Olivieri, N. ; Dept. of Electron. Eng., Rome Univ., Italy

Fast microprocessors exploit instruction level parallelism and high clock frequency. On the other hand, power dissipation is reduced by lowering the supply voltage and consequently increasing the clock cycle time. This paper presents a DSP architecture which targets a simple, low-cost and ultra-high frequency implementation, showing that this choice leads to high power efficiency in terms of dissipation with constrained performance. The design reduces the cycle time by a combination of instruction set as well as microarchitecture design choices. The architecture performance is extensively evaluated by means of instruction level simulation of standard DSP benchmarks and cycle time estimation. A theoretical analysis of the power efficiency is also provided

Published in:

Industrial Electronics Society, 2001. IECON '01. The 27th Annual Conference of the IEEE  (Volume:3 )

Date of Conference:

2001