Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

New partial SOI LDMOS device with high power-added efficiency for 2 GHz RF power amplifier applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Liang, Y.C. ; Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore ; Shuming Xu ; Changhong Ren ; Pan-Dow Foo

For cellular applications, it is important to raise the power-added efficiency of the RF power amplifier. For this, lower output capacitance for a transistor device is a vital factor in obtaining higher efficiency. In order to improve the LDMOS output properties, a new partial SOI RF LDMOS structure is proposed in this paper. The partial SOI structure is built on an ordinary bulk wafer to avoid the high cost of using an SOI starting wafer. By optimising the transistor structure, a 57% reduction of the output capacitance and a 37% output power increase were obtained by MEDICI simulations. In addition, the oxide layer underneath the drain emitter can divert some crowded electric fields. Therefore, for devices with the same blocking voltage capability, the proposed structure uses a thinner epi-layer. This decreases the thickness of the p+ sinker junction as well as that of the device. These properties prove to be of great advantage in RF power amplification applications, as it would maximise power added efficiency (PAE) and integration abilities. Laboratory measurements on the fabricated samples showed that more than 50% reduction in Cds can be achieved

Published in:

Industrial Electronics Society, 2000. IECON 2000. 26th Annual Confjerence of the IEEE  (Volume:2 )

Date of Conference:

2000