Cart (Loading....) | Create Account
Close category search window
 

CMOS implementation of all-analogue APP decoders: analysis of performances and limitations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xotta, A. ; Dipt. di Elettronica e Inf., Padova Univ., Italy ; Gerosa, A. ; Neviani, A.

The potential performances and limitations of an all-analogue implementation of a posteriori-probability (APP) decoders in a standard complementary-metal-oxide semiconductor (CMOS) technology are investigated. In particular, the accuracy and speed trade-off related to the usage of MOS transistors in the weak inversion (w.i) region is analysed in depth. Transistor level simulations of a (18, 9, 5) tail-biting decoder are reported and contrasted with the results of the software implementation of the same decoding algorithm

Published in:

Electronics Letters  (Volume:37 ,  Issue: 25 )

Date of Publication:

6 Dec 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.