By Topic

Discrete event model verification using system morphism

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ki Jung Hong ; Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea ; Tag Gon Kim

Model verification is to check the correctness of an implemented simulation program against a model specification. The paper proposed an automatic model verification methodology based on the I/O function level system morphism. The verification methodology establishes a mapping between all possible I/O event sequences of specification and those of implementation. The DEVS formalism is used as a specification language; implementation is assumed to be done by any simulation language or general purpose languages. Realization of the proposed methodology is presented with an example of verification for an assembly process model

Published in:

Systems, Man, and Cybernetics, 2001 IEEE International Conference on  (Volume:5 )

Date of Conference: