Cart (Loading....) | Create Account
Close category search window
 

Preventing a "noisequake" [substrate noise analysis]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Substrate noise analysis can identify potential problems in mixed-signal and RF designs. In this paper substrate noise analysis was described and the methodology used in Cadence's SeismIC tool, a 3D solver, was discussed in detail. Several results were presented to demonstrate the accuracy of substrate extraction. Good correlation was shown between SeismIC and the 2D solver, Medici, for two structures in a TSMC 0.18 μm process. The overall average error in magnitude of the impedance for the two structures was 1.4 dB. Excellent correlation was demonstrated between SeismIC and measured impedances. The average magnitude of error between simulations and measurements was 6.4%. Another example of comparison of SeismIC with silicon was shown for a mixer fabricated in 0.6 μm technology. Measured gain showed excellent correlation to that simulated using a circuit simulator, with a substrate annotated netlist computed using SeismIC extraction. The SeismIC simulation flow was demonstrated for an Ethernet transceiver chip containing one million devices. This example shows the utility of using substrate analysis in the debug phase of a design, the value of identifying the worst noise contributors for a given design, and using analysis in the design phase to optimize the noise immunity of a design

Published in:

Circuits and Devices Magazine, IEEE  (Volume:17 ,  Issue: 6 )

Date of Publication:

Nov 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.