Cart (Loading....) | Create Account
Close category search window

Direct digital frequency synthesiser with high memory compression ratio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Curticapean, F. ; Digital & Comput. Syst. Lab., Tampere Univ. of Technol., Finland ; Palomaki, K.I. ; Niittylahti, J.

A 16 bit, 100 MHz, low-power direct digital frequency synthesiser is presented. A simple trigonometric approximation is applied to ROM compression to achieve a compact architecture. The compression ratio for the look-up table is 455:1 and the spurious-free dynamic range 96 dBc

Published in:

Electronics Letters  (Volume:37 ,  Issue: 21 )

Date of Publication:

11 Oct 2001

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.