By Topic

III-V material and device aspects for the monolithic integration of GaAs devices on Si using GaAs/Si low temperature wafer bonding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Georgakilas, A. ; Dept. of Phys., Crete Univ., Greece ; Alexe, M. ; Deligeorgis, G. ; Cengher, D.
more authors

A new process for wafer scale integration of GaAs optoelectronic devices with Si integrated circuits has been investigated, based on low temperature bonding of epitaxial GaAs wafers onto planarized fully processed CMOS/BiCMOS wafers. The basic process flow and the most important aspects of the work concerning the III-V material and devices are presented

Published in:

Semiconductor Conference, 2001. CAS 2001 Proceedings. International  (Volume:1 )

Date of Conference: