By Topic

Network on a chip: modeling wireless networks with asynchronous VLSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Manohar, R. ; Cornell Univ., Ithaca, NY, USA ; Kelly, C., IV

We introduce the notion of a network on a chip: a programmable asynchronous VLSI architecture for fast and efficient simulation of wireless networks. The approach is inspired by the remarkable similarity between networks and asynchronous VLSI. Our approach results in simulators that can evaluate network scenarios much faster than real time, enabling a new class of network protocols that can dynamically change their behavior based on feedback from in situ simulation. We describe our simulation architecture, and present results that validate our approach

Published in:

Communications Magazine, IEEE  (Volume:39 ,  Issue: 11 )