By Topic

Novel PLL-based frequency synthesiser without using the frequency divider

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B. C. Sarkar ; Dept. of Phys., Burdwan Univ., India ; A. Hati

A technique of implementing a PLL-based frequency synthesiser (FS) without using the frequency divider sub-circuit has been discussed. To generate the loop oscillator control signal, proportional to the phase mismatch between the reference signal and the synthesised signal (where the frequency of the latter is a multiple of that of the former), the proposed structure uses a phase detector used in data clock recovery circuits with some modification. The operating conditions of the proposed system have been analytically examined and the results of a prototype hardware experiment carried out around 500 kHz are given. The study confirms the possibility of designing a dividerless indirect FS with low power consumption and high spectral purity

Published in:

IEE Proceedings - Circuits, Devices and Systems  (Volume:148 ,  Issue: 5 )