By Topic

An adaptive path selection method for delay testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wen-Ben Jone ; Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA ; Wu-Sung Yeh ; Chingwei Yeh ; Das, S.R.

For verifying the correctness of a circuit, not only its logic function, but also its timing behavior must be considered. Although the path delay fault model can handle part of the weakness of the gate delay fault model, it also has inherent deficiencies. Since the number of paths in a logic circuit is tremendous, exhaustively testing each signal propagation path is prohibitive. To deal with the weakness of traditional delay test techniques, based on the path delay fault model, a new delay test approach including a new delay test output observation method and an adaptive path selection method is proposed in this work. The basic idea of the approach is to measure the signal transition time for each delay test, and more paths are selected for a second-stage test (if necessary) to ensure the timing behavior of the circuit under test. Experimental results obtained by computer simulation demonstrate that a more thorough test is really a need if many significantly late signal transitions are observed

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:50 ,  Issue: 5 )