By Topic

Lateral gate-all-around (GAA) poly-Si transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kalavade, P. ; Dept. of Electr. Eng., Stanford Univ., CA, USA ; Saraswat, K.C.

High performance near-single grain poly-Si lateral gate-all-around (GAA) MOS transistors have been demonstrated. A high I/sub ON//I/sub OFF/ ratio of 10/sup 8/ and nearly ideal subthreshold slope of 67 mV/dec were achieved. These devices were fabricated using a novel technique for crystallization of a-Si. resulting in substantial improvements in transistor performance as well as uniformity without the use of self-implantation. or any external crystallization seeding agents. The technology is simple, scalable, and CMOS compatible and therefore attractive for 3-D device integration.

Published in:

SOI Conference, 2001 IEEE International

Date of Conference:

1-4 Oct. 2001