By Topic

Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
G. Braun ; Inst. for Integrated Signal Process. Syst., Aachen Univ. of Technol., Germany ; A. Hoffmann ; A. Nohl ; H. Meyr

Instruction set simulators are indispensable tools for both the design of programmable architectures and software development. However, due to a constantly increasing processor complexity and the frequent demand for cycle-accurate models, such simulators have become defectively slow. The principle of compiled simulation addresses this shortcoming. Compiled simulators make use of a priori knowledge to accelerate simulation, with the highest efficiency achieved by employing static scheduling techniques. In the past, such statically scheduled simulators have only been implemented for specific DSP architectures. The approach presented discusses the application of static scheduling techniques to retargetable simulation tools based on the processor description language LISA. Principles and implementation issues are discussed, and results are presented for two selected processor architectures.

Published in:

System Synthesis, 2001. Proceedings. The 14th International Symposium on

Date of Conference:

Sept. 30 2001-Oct. 3 2001