By Topic

Designing low-power energy recovery adders based on pass transistor logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Soudris, D. ; Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece ; Pavlidis, V. ; Thanailakis, A.

The novel design of various adiabatic adders based on pass transistor logic is introduced. Also, a new 1-bit full adder basic cell with a small number of transistors is designed. The architectural design of each adiabatic adder and new formulas for their corresponding delay, are presented. The performance of various adiabatic adders, in this work, against the performance of theirs CMOS counterparts, is discussed. All adders (i.e. conventional CMOS and adiabatic) were simulated by the PowerMill tool for power dissipation, latency and energy efficiency. In addition, a first estimation of area was done by the transistor count. Also all adders were simulated at 3.3 V and 5 V, for a broad range of frequencies. Experimental results indicate that the adiabatic adders outperform the corresponding conventional adders in terms of power consumption, and exhibit a lower hardware complexity

Published in:

Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on  (Volume:2 )

Date of Conference:

2001