By Topic

Reconfigurable coprocessor based JPEG 2000 implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Martina, M. ; Dipt. di Elettronica, Politecnico di Torino, Italy ; Masera, G. ; Piccinini, G. ; Vacca, F.
more authors

This paper proposes a reconfigurable coprocessor based implementation for the forthcoming standard JPEG 2000 for still images. First a preliminary overview of the standard, mainly focusing on the major characteristics of the different functional units, is presented. Then results obtained by a profile analysis are shown and a partition between DSP and FPGA is proposed for the implementation of a codec architecture. Finally the most critical units in terms of required computation effort, have been mapped on FPGA devices in order to preserve an high degree of reconfigurability. It is worth noticing that to the best of our knowledge only software implementations of JPEG 2000 has been produced yet

Published in:

Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on  (Volume:3 )

Date of Conference:

2001