By Topic

Error probability analysis for CDMA systems with closed-loop power control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
De Fina, S. ; Dipartimento di Ingegneria Elettronica, Rome Univ., Italy ; Lombardo, P.

Fast closed-loop-power-control (CLPC) plays a key role in direct-sequence (DS) code division multiple access (CDMA) systems, aiming at achieving acceptable carrier-to-interference (C/I) ratios in all active links. Assuming a terrestrial mobile access, where the round-trip delay may be smaller than the channel time-coherence, fast CLPC can compensate for fading and reduce the error burstiness, as well. This paper provides analytical expressions for the bit error probability given: the CLPC algorithm specified in terms of loop delay and updating rate, the propagation power delay-profile and the terminal speed. A binary PSK DS spread spectrum radio interface, with RAKE processing of multipath or diversity, is considered. Our link-level analysis, being conditioned to a specified average value of C/I, is focused on the inverse update algorithm, which is aimed at keeping the received power at a constant level. Applications of the derived method, aimed at getting insight about CLPC performance in 3rd generation radio interfaces, is also provided and discussed

Published in:

Communications, IEEE Transactions on  (Volume:49 ,  Issue: 10 )