By Topic

Impact of pixel per processor ratio on embedded SIMD architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Gentile, A. ; Dipartimento di Ingegneria Autom. e Inf. Mater., Palermo Univ., Italy ; Wills, D.S.

A key design parameter for embedded SIMD architectures is the amount of image data directly mapped to each processing element defined as the pixel-per-processing-element (PPE) ratio. This paper presents a study to determine the effect of different PPE mapping on the performance and efficiency figures of an embedded SIMD architecture. The correlation between problem size, PPE ratio, and processing element architecture are illustrated for a target implementation in 100 nm technology. A case study is illustrated to derive quantitative measures of performance, energy, and area efficiency. For fixed image size, power consumption, and silicon area, a constrained optimization is performed that indicates that a PPE value of 4 yields to the most efficient system configuration. Results indicate that this system is capable of delivering performance in excess of 1 Tops/s at 2.4 W, operating at 200 MHz, with 16384 PE integrated in about 850 mm2

Published in:

Image Analysis and Processing, 2001. Proceedings. 11th International Conference on

Date of Conference:

26-28 Sep 2001