By Topic

Global routing methodology for analog and mixed-signal layout

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sajid, K. ; Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA ; Carothers, J.D. ; Rodriguez, J.J. ; Holman, W.T.

This paper presents an efficient methodology for automatic routing of analog; circuits. The analog routing techniques, presented here, when combined with our previous and ongoing work in, digital routing, will provide an integrated mixed-signal routing environment. Routing in analog VLSI is much more complex than that in digital VLSI circuits. Unlike digital VLSI routing, the goal in analog routing is not simply to minimize area,or reduce total interconnect length. Performance constraints such as matching of parasitics on differential pairs, effects of parasitic capacitance on signal nets, and voltage drops, especially in high current nets, need to be considered and satisfied. The algorithm described in this work generates candidate routes for all nets to be and allows considered simultaneously for compatibility, for incorporation of flexible models for addressing the analog-specific concerns

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: