By Topic

Flexible IP blocks for customized synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ziegler, M.M. ; Dept. of Electr. & Comput. Eng., Virginia Univ., Charlottesville, VA, USA ; Stan, M.R.

In order to leverage the optimality of custom design with the efficiencies of design synthesis and component reuse we present a new approach for IP blocks. A flexible architecture sized transistors block (FAST block) provides the means of locating an optimal architecture and transistor sizing scheme for the given synthesis constraints. In this paper we first introduce the FAST block methodology. We then present the foundation of a FAST block model for prefix adders. We follow with an example of the FAST block prefix adder model in action for various synthesis constraints

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference:

2001