By Topic

A high-speed multi-port data buffer design for low-energy DSP applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Sangjin Hong ; Dept. of Electr. & Comput. Eng., State Univ. of New York, Stony Brook, NY, USA ; Shu-Shin Chin ; Fanshi Zhao

Area and power of data storage elements can be excessively large in many data intensive DSP ASICs, such as high-throughput pipelined-FFTs and data interleavers. In this paper, we present a low-complexity multi-port data buffer design methodology based on dynamic memory configuration that results in small area and low power overhead by adapting the buffer architecture to the data access requirements. The buffer minimizes the number of transistors and simplifies-the interface between memory core and external digital circuitry. The buffer can be designed with a low cost digital circuit processing technology. To evaluate our methodology, we designed a buffer for data interleaver and pipelined FFT that requires high throughput. We compare the buffer with conventional buffers based on static memory

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: