By Topic

Optimum sigma-delta (Σ-Δ) de-modulator filter implementation via FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. S. Abeysekera ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore ; C. Charoensak

Sigma-delta (Σ-Δ) modulators have been widely used over the last few decades, in various signal processing applications. Usually, sigma-delta modulators produce single-bit outputs and thus are well suited for VLSI circuits which could be implemented using a small number of multipliers. For improved signal-to-noise (quantization) performances, higher order modulator schemes with multiloop and multi-stage architecture are utilized in most of the sigma-delta applications. The quantization noise behaviour of these higher order modulators is well known. Based on the quantization noise characteristics various de-modulator filter architectures, such as optimal FIR, Sinc filters and Laguerre HR filters are reported in the literature. In this paper, the VLSI implementation issues of these various demodulator filters are investigated. For this purpose the demodulators are implemented using Field Programmable Gate Array (FPGA) architecture

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: