By Topic

Design verification and DFT for an embedded reconfigurable low-power multiplier in system-on-chip applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. Margala ; ECE Department, Rochester Univ., NY, USA ; Xianling Chen ; Jian Xu ; Hongfan Wang

A pseudo-exhaustive design verification approach is presented in this paper for an embedded low-power reconfigurable parallel multiplier in system-on-chip (SoC) applications. The proposed approach greatly reduces the size of the required test bench. Also presented are design for testability (DFT) techniques that are utilized for this multiplier to achieve high fault coverage

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: