By Topic

Reuse of addressable system bus for SOC testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Sungbae Hwang ; Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA ; Abraham, J.A.

Describes a novel test methodology for core-based SOCs. The methodology is based on the use of the existing system bus and/or peripheral bus to access the ports on embedded cores. The microprocessor situated in an SOC can access the addressable terminals of embedded cores to feed test stimuli and to read captured test responses. This novel approach does not need additional bus structures from chip I/Os to cores for the test access mechanism; hence it significantly reduces area overhead and enables the use of the microprocessor's computing power to control the test process of the deeply embedded cores on an SOC

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: