By Topic

New aspects in high-level specification, verification, and design of IT protocols

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
H. -D. Huemmer ; EE Fac., Gerhard Mercator Univ., Duisburg, Germany ; W. Geisselhardt

Growing size and complexity of embedded systems, e.g. for telecommunication and multimedia, increases the demand for efficient, reliable, and comprehensive tools for support of the design process. Formal specification and verification at system level is the way a designer can keep track of a design. This paper tackles the problem to translate a formal specification into a behavioral VHDL model. Prerequisite is a design methodology applying synthesis tools like, e.g. SYNOPSYS, starting with a formal, verifiable specification in cTLA. The verified specification is converted into a behavioral VHDL simulation model which is input for the high level synthesis. Conversion details are demonstrated on an example of the well known Sliding Window Protocol. Future work aims at overcoming the problem to specify, a design in cTLA by using a restricted set of UML

Published in:

Integrated Circuits and Systems Design, 2001, 14th Symposium on.

Date of Conference: