Cart (Loading....) | Create Account
Close category search window
 

Minimizing area/energy for low power memory design using integer linear programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wen-Tsong Shiue ; Syst. Level Design, Motorola Inc., Austin, TX, USA

In this paper we describe a multi-module, multiport memory design procedure that satisfies area and/or energy constraints, in addition to the cycle budget. We show how loop transformations can be used to derive architectures with fewer memory modules and fewer memory ports. We develop ILP-based models (to obtain optimal solutions) to determine the memory configuration for the case when (i) area has to be minimized, given the energy bound, (ii) energy has to be minimized, given the area bound

Published in:

Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on  (Volume:2 )

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.