By Topic

An analysis of flash dynamic element matching analog to digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Stubberud ; Dept. of Comput. Sci. & Electr. Eng., Nevada Univ., Las Vegas, NV, USA ; J. W. Bruce

In this paper, a flash dynamic element matching (DEM) analog to digital converter (ADC) architecture is analyzed, and criteria are developed for comparing this architecture's performance when various DEM algorithms are applied to it. As an example, these performance criteria are used to compare four DEM algorithms applied to a 6 bit flash DEM ADC

Published in:

Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on  (Volume:2 )

Date of Conference:

2000