By Topic

Synchronizing a high-speed SIMD processor array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lund, S. ; Lab. for Comput. & Commun., Halmstad Univ., Sweden ; Bengtsson, L.

A synchronization method for a high speed scalable SIMD (Single instruction stream Multiple Data stream) processor array is presented. The method is developed for an architecture using distributed clocking and hierarchical SIMD control. In such an architecture, scalability is radically enhanced by an array-size independent (local) clock skew. This paper focuses on the instruction start synchronization problem inherent in a processor array when using the SIMD node of control and distributed clocking. It is shown how this can be solved in hardware, and bounds on the tolerable skew using this method are presented

Published in:

Digital Systems Design, 2001. Proceedings. Euromicro Symposium on

Date of Conference:

2001