By Topic

Specification and formal verification of interconnect bus protocols

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ivanov, L. ; Dept. of Comput. Sci., Iona Coll., New Rochelle, NY, USA ; Nunna, R.

In this paper, we apply a formal verification framework based on partial orders to verify the timing behaviors of communication/interconnect protocols such as Handshaking and PCI. Our methodology aims to reduce the high complexity of the algorithms incorporated in first-generation verification tools

Published in:

Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on  (Volume:1 )

Date of Conference:

2000