Cart (Loading....) | Create Account
Close category search window

FPGA-Based IC design for 3-phase PWM inverter with optimized space vector modulation schemes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sangchai, W. ; Mahanakorn Univ. of Technol., Bangkok, Thailand ; Wiangtong, T. ; Lumyong, P.

This paper presents a novel idea to integrate three of the Space Vector Modulation (SVM) schemes, including the alternating zero sequence, the symmetric sequence and the bus clamped, in only a single FPGA chip which provides many advantages. Flexibility, reliability and very compact system are obviously obtained from this design chip. Moreover, faster design and verification time, design change without penalty are also the benefits resulted in FPGA-Based IC design. The optimized SVM schemes frequencies and programmable deadtime that used to adjust output signals are obtained through either 4×4 keypad or microprocessor port

Published in:

Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on  (Volume:1 )

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.