By Topic

An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yi Yang ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Chunyan Wang ; M. Omair Ahmad ; M. N. S. Swamy

This paper presents a cost-effective VLSI architecture for a two-dimensional (2-D) inverse discrete cosine transform (IDCT) core based on a modified on-line CORDIC algorithm. In order to have a low hardware complexity and to provide a good performance, the proposed design is based on the row-column decomposition approach and distributed arithmetic (DA). By reformulating the 1-D IDCT functions using the CORDIC approach, the proposed design requires about 60% less ROM than the conventional DA-based IDCT without using CORDIC. In our architecture the on-line algorithm is used to further reduce the area and to enhance the computation speed. The core operates on blocks of 8×8 pixels, with 12-bit and 8-bit precision for inputs and outputs, respectively. The proposed design has been synthesized by using 0.35-μm CMOS technology. The simulation results show that the core for IDCT can run at 150 MHz with 60 Mpixel/s throughput, while meeting the requirement of the H.26x standard

Published in:

Signal Processing and its Applications, Sixth International, Symposium on. 2001  (Volume:1 )

Date of Conference:

2001