By Topic

Robust design of low power CMOS analogue integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tarim, T.B. ; Texas Instrum. Inc., Dallas, TX, USA ; Ismail, M.

As feature sizes move into the deep submicron ranges and power supply voltages are reduced, the effect of both device mismatch and inter-die process variations on the performance and reliability of analogue integrated circuits is magnified. The statistical MOS (SMOS) model accounts for both inter-die and intra-die variations. A low power analogue CMOS square-law cell, and a new transconductor and multiplier using this cell as the main building block, are presented in the paper. The paper focuses on the robust design of the transconductor and multiplier circuits. The circuits operate in the saturation region with fully balanced input signals. Initial circuit simulation results are given. Response surface methodology and design of experiment techniques were used as statistical VLSI design techniques combined with the SMOS model. Device size optimisation and yield enhancement are demonstrated

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:148 ,  Issue: 4 )