By Topic

Statistical modeling of MOS devices based on parametric test data for improved IC manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Liou, J.J. ; Sch. of Electron. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL, USA ; Qiang Zhang ; McMacken, J. ; Thomson, J.R.
more authors

In the manufacturing of VLSI circuits, engineering designs should take into consideration random variations arising from processing. In this paper, statistical modeling of MOS devices is reviewed, and effective and practical models are developed to predict the performance spread of MOS circuits due to the process variations. To illustrate their applications, the models are applied to a 0.25 μm CMOS technology, and measured data are included in support of the model calculations

Published in:

Electron Devices Meeting, 2001. Proceedings. 2001 IEEE Hong Kong

Date of Conference:

2001