Referenced Items are not available for this document.
Model checking has become a widely used technique for formal verification of concurrent systems, such as communication protocols. However its rise is still much restricted to scientists with high mathematical education because temporal logic formulae are difficult to understand and even more difficult to create. Therefore, many projects have been started to find out how computers can help engineers in specifying system properties. This paper reports on using patterns of temporal logic formulae, which facilitate the usage of model checking.
Published in:
EUROCON'2001, Trends in Communications, International Conference on.
(Volume:2
)
Date of Conference: 4-7 July 2001
- Page(s):
- 540 - 543 vol.2
- Meeting Date :
- 04 Jul 2001-07 Jul 2001
- Print ISBN:
- 0-7803-6490-2
- INSPEC Accession Number:
- 7113541
- Conference Location :
- Bratislava, Slovakia
- Digital Object Identifier :
- 10.1109/EURCON.2001.938180
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
