Cart (Loading....) | Create Account
Close category search window

Increasing the fault coverage in multiple clock domain systems by using on-line testing of synchronizers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Petre, O. ; MESA+ Res. Inst., Enschede, Netherlands ; Kerkhoff, H.G.

As a result of shrinking minimum feature size, IC clock frequencies are increasing and it is no longer possible, nor desired, to stick to a single clock domain. Multiple-clock domain design will no longer be an isolated design style. This new trend in the industry, referred to as future standard by some companies, poses a lot of test problems due to special modules utilized at the interface between clock domains. These modules are called synchronizers. This paper will present an implementation of the on-line concept on two different synchronizers and it will calculate the probability to detect any stuck-at fault

Published in:

On-Line Testing Workshop, 2001. Proceedings. Seventh International

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.