By Topic

A high-efficiency 5-GHz-band SOI power MOSFET having a self-aligned drain offset structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Matsumoto, S. ; NTt Telecommun. Energy Labs., Kanagawa, Japan ; Hiraoka, Y. ; Sakai, T.

A highly efficient RF thin-film SOI power MOSFET having a self-aligned offset gate structure is proposed. It was fabricated using a self-aligned offset gate structure based on an LDD structure to reduce the on-resistance and thus increase the power-added efficiency. The target breakdown voltage was 10 V, and the fabricated device has a breakdown voltage of 14.3 V. The RF performances of the proposed power MOSFET are the acceptable for both the 2 and 5 GHz-bands. The linear amplification characteristics of the SOI power MOSFET are almost the same as those of compound semiconductor devices

Published in:

Power Semiconductor Devices and ICs, 2001. ISPSD '01. Proceedings of the 13th International Symposium on

Date of Conference:

2001