Referenced Items are not available for this document.
A VLSI architecture with flexible, application-specific coprocessors for object based video encoding/decoding is presented. This architecture combines high performance of dedicated ASIC architectures with the flexibility of programmable processors. Dataflow and memory access were optimized based on extensive studies of statistical complexity variations. The architecture consists of a standard embedded core, as well as coprocessor modules for macroblock algorithms, motion estimation and bitstream processing. Results on silicon area and clock rate, required for realtime processing of MPEG-4 core profile video, are presented, as well as a comparison with software implementations on a standard RISC architecture
Published in:
VLSI Technology, Systems, and Applications, 2001. Proceedings of Technical Papers. 2001 International Symposium on
Date of Conference: 2001
- Page(s):
- 172 - 175
- Meeting Date :
- 18 Apr 2001-20 Apr 2001
- Print ISBN:
- 0-7803-6412-0
- INSPEC Accession Number:
- 7074791
- Conference Location :
- Hsinchu
- Digital Object Identifier :
- 10.1109/VTSA.2001.934512
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
