By Topic

Maximizing functional test coverage in ASICs using evolutionary algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Aktan, B. ; Enterprise Chipset Div., Intel Corp., Hillsboro, OR, USA ; Shor, M. ; Greenwood, G. ; Doyle, P.

This paper describes a prototype test bench used at the Intel Corporation's Oregon Design Center to functionally test ASICs. The test bench uses an evolutionary algorithm, but a direct approach is not used-i.e., the evolutionary algorithm does not explicity evolve the test patterns. Instead, an indirect approach is used where the evolutionary algorithm evolves a set of control parameters, and it is these parameters that the test bench uses to create the test pattern set. Preliminary test results from a moderate size ASIC are presented to show the effectiveness of our method

Published in:

Evolutionary Computation, 2001. Proceedings of the 2001 Congress on  (Volume:1 )

Date of Conference:

2001