A system LSI memory redundancy technique using an ie-Flash (inverse-gate-electrode flash) programming circuit

A new memory redundancy technique using ie-flash (inverse-gate-electrode flash) memory cells was developed. Ie-flash can be fabricated by the conventional logic CMOS process, so no additional processes are necessary to use it in system LSIs, and it can be programmed by logic tester. This new redundancy technique was successfully implemented in the cache memories of a 32-bit RISC microprocessor.