By Topic

Impact analysis of process variability on digital circuits with performance limited yield

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
E. Malavasi ; PDF Solutions Inc., San Jose, CA, USA ; S. Zanella ; J. Uschersohn ; M. Misheloff
more authors

In this paper we present a framework for the statistical design analysis of large logic circuits. It allows one to accurately predict and analyze the impact of process variations on relevant circuit performance parameters, such as critical path delay, clock skew and signal race conditions. The proposed statistical design analysis system is based on the efficient generation of linearized models for the stage delay sensitivities to Front End Of Line (FEOL) and Back End Of Line (BEOL) process parameter variations. By using a set of intermediate RSM representations, the actual underlying FEOL/BEOL process parameters are mapped into an auxiliary set of macro-parameters, such as NMOS and PMOS IDSS and VTH, which can be more easily observed and controlled by process and device engineers. In this way the linearized performance models can be applied to generate product speed-yield maps as functions of the above set of controllable and observable macro-parameters, which can be finally used to center the process and optimize product yield

Published in:

Statistical Methodology, IEEE International Workshop on, 2001 6yh.

Date of Conference:

2001