Cart (Loading....) | Create Account
Close category search window
 

Existence of optimum cold FET intrinsic reference plane for active FET small signal modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Byung-Sung Kim ; Sch. of Electr. & Comput. Eng., Sung Kyun Kwan Univ., Kyunggi-do, South Korea

Cold FET methods have been widely used for active FET modeling assuming the bias independence of parasitic elements. However, the assumption has been merely justified by the resulting modeling accuracy. This paper investigates the consistency of cold FET conditions with active FET through the exact and the error minimizing solutions of cold FET intrinsic reference plane constrained by the feedback condition of active FET model. Additionally, drain bias dependence of parasitic resistances will be presented.

Published in:

Microwave and Wireless Components Letters, IEEE  (Volume:11 ,  Issue: 7 )

Date of Publication:

July 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.