By Topic

Checkpointing and error recovery in a uniprocessor system with on-chip cache

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ahmed, R.E. ; Res. in Motion Ltd., Waterloo, Ont., Canada

Checkpointing and rollback error recovery technique used in fault-tolerant systems allows recovery from errors without a need for a global restart of computation. This paper presents two efficient and low-cost schemes to handle soft (transient) errors in a uniprocessor system with on-chip cache memory. These user-transparent schemes are implemented in hardware and require negligible hardware overhead in the designs of processor and cache memory. The first scheme uses a write-through policy for on-chip cache and a checkpoint is established on each write-through; while the second scheme offers improvement over the working of the first scheme by including a second level cache in the memory hierarchy. A simple mathematical model is developed and a trade-off analysis between two schemes is presented

Published in:

Electrical and Computer Engineering, 2001. Canadian Conference on  (Volume:1 )

Date of Conference: