By Topic

VLSI design and implementation of WCDMA channel decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xu Youyun ; Electron. Eng. Dept., Shanghai Jiaotong Univ., China ; Li Zongwang ; Ruan Ming ; Luo Hanwen
more authors

We present a memory and driving clock efficient design scheme to achieve WCDMA high-speed channel decoder module (including a de-interleaving and de-multiplexing processing unit, a turbo decoder, a Viterbi decoder, etc.) on a single Xilinx XVC1000E FPGA chip. Using a modified MAP algorithm, say parallel sliding window logarithmic maximum a posteriori (PSW-log-MAP), the on-chip turbo decoder can decode an information bit by only an average of two clocks per iteration. On the other hand, a high-parallel pipeline Viterbi algorithm is adopted to realize the 256-state convolutional code decoding. The final decoder with an 8i chip-clock (30.72 MHz) driving can concurrently process a data rate up to 2.5~5 Mbps of turbo coded sequences and a data rate over 400 kbps of convolutional codes under a reasonable BER performance. If the de-interleaving and de-multiplexing processing unit is excluded, there is no external memory needed. Test results show that the decoding performance of these two type channel decoders is only 0.2-0.25 dB or less loss compared to float simulations

Published in:

Electrical and Computer Engineering, 2001. Canadian Conference on  (Volume:1 )

Date of Conference:

2001