By Topic

Efficient implementation of the discrete wavelet transform on the parallel DSP-RAM architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Hongyu Liao ; Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, Alta., Canada ; Cockburn, B.F. ; Mandal, M.K.

Applications of the wavelet transform have increased significantly in the last decade. As a result, the VLSI implementation of the discrete wavelet transform has become very important for real time operations. In this paper, we propose an efficient implementation of the wavelet transform based on the pyramid algorithm. The proposed implementation employs a programmable, massively-parallel hardware architecture known as the DSP-RAM. Preliminary investigation shows that the proposed architecture can be adapted to efficiently support the pyramid algorithm

Published in:

Electrical and Computer Engineering, 2001. Canadian Conference on  (Volume:2 )

Date of Conference:

2001