Referenced Items are not available for this document.
Applications of the wavelet transform have increased significantly in the last decade. As a result, the VLSI implementation of the discrete wavelet transform has become very important for real time operations. In this paper, we propose an efficient implementation of the wavelet transform based on the pyramid algorithm. The proposed implementation employs a programmable, massively-parallel hardware architecture known as the DSP-RAM. Preliminary investigation shows that the proposed architecture can be adapted to efficiently support the pyramid algorithm
Published in:
Electrical and Computer Engineering, 2001. Canadian Conference on
(Volume:2
)
Date of Conference: 2001
- Page(s):
- 1189 - 1192 vol.2
- Meeting Date :
- 13 May 2001-16 May 2001
- ISSN :
- 0840-7789
- Print ISBN:
- 0-7803-6715-4
- INSPEC Accession Number:
- 7068791
- Conference Location :
- Toronto, Ont.
- Digital Object Identifier :
- 10.1109/CCECE.2001.933610
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
