Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Platform and methodology for teaching design of hardware modules in Internet routers and firewalls

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Lockwood, J.W. ; Dept. of Comput. Sci., Washington Univ., St. Louis, MO, USA

An instructional platform has been developed that allows rapid prototype of network packet processing functions in hardware. This platform, called the Field Programmable Port Extender (FPX), enables engineering students to rapidly prototype and implement components for use in an Internet router or firewall. Customized circuits allow networking equipment to increase the throughput and enhance functionality of packet processing operations. On the FPX, custom circuits are implemented as hardware modules. An infrastructure circuit on the FPX interconnects multiple modules and provides a common interface to shared resources. All logic on the FPX is implemented with Field Programmable Gate Arrays (FPGAs). A teaching methodology has been developed which minimizes the learning curve for hardware engineering students that want to develop network modules but are relatively unfamiliar with Asynchronous Transfer Mode (ATM) and/or the Internet Protocol (IP) suite. Library functions have been developed to implement low-level details of the networking protocols. The use of these libraries and the infrastructure logic on the FPX allows the students to focus their effort on the design of their own module and to leverage the work of others.

Published in:

Microelectronic Systems Education, 2001. Proceedings. 2001 International Conference on

Date of Conference:

17-18 June 2001