By Topic

A `digital' 6-bit ADC in 0.25 μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Donovan, C. ; Nat. Microelectron. Res. Centr, Nat. Univ. of Ireland, Cork, Ireland ; Flynn, M.P.

Traditionally, circuit designers have adopted analog techniques to overcome comparator offset in flash converters. These schemes usually have an adverse effect on area and power consumption, and more seriously do not scale easily to low voltage processes. We describe a digital technique, which removes the accuracy constraints from the comparators. With no analog matching requirement, the comparators can be small, fast and power efficient. A 6-bit prototype converter built in a standard 0.25 μm digital CMOS process occupies 1.2 mm2 and dissipates 110 mW from a 2.2 V supply at 300 Ms/s

Published in:

Custom Integrated Circuits, 2001, IEEE Conference on.

Date of Conference: