Close category search window
 

Concurrent forms of signal processing algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Porter, William A. ; Dept. of Electr. Eng., Louisiana State Univ., Baton Rouge, LA, USA

Forms of algorithms that facilitate rapid processing on affiliated systolic arrays are examined. Classes of linear maps A: E nEn that can be computed on p×p arrays at speed. O(p) where p=√n are identified. The array architectures which provide the requisite computational support are proposed. The expansion of arbitrary linear maps in terms of the fast maps is considered. The results include a definitive method for minimal expansions and for best approximations of an a priori order. A detailed comparative example which illustrates the principles in question is also included

Published in:
Circuits and Systems, IEEE Transactions on  (Volume:36 ,  Issue: 4 )

Date of Publication: Apr 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.