By Topic

Development of advanced 3D chip stacking technology with ultra-fine interconnection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
K. Takahashi ; Assoc. of Super-Adv. Electron. Technol., Tsukuba Center Inc., Ibaraki, Japan ; M. Hoshino ; H. Yonemura ; M. Tomisaka
more authors

The development of 3D chip stacking technology with ultra-fine pitch interconnection initiated in 1999, which is a part of “Ultra High-Density Electronic System Integration” project. The development involves the backend of wafer fabrication process, packaging and testing. The extended study revealed possibilities and advantages of 3D chip stacking structure with ultra-fine interconnection

Published in:

Electronic Components and Technology Conference, 2001. Proceedings., 51st

Date of Conference: