Close category search window
 

Modeling and evaluating leadframe CSPs for RFICs in wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Horng, T.S. ; Dept. of Electr. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan ; Wu, S.-M. ; Huang, H.H. ; Chiu, C.T.
more authors

The electrical models of leadframe plastic CSPs (Chip Scale Packages) for RFICs have been established based on the S-parameter measurement. To evaluate their RF performance, an on-chip 50 ohm microstrip line was housed in a 32-pin BCC (Bump Chip Carrier) package. The insertion and return losses were calculated against frequency and compared to measurement. Excellent agreement has been observed up to 15 GHz. The package acts as a low-pass filter to cause a sharp cut off for the 50 ohm microstrip line operating above a certain frequency, which was predicted successfully from the established package models

Published in:
Electronic Components and Technology Conference, 2001. Proceedings., 51st

Date of Conference: 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.