By Topic

Multi Gbit/s, high-sensitivity all silicon 3.3 V optical receiver using PIN lateral trench photodetector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Schaub, J.D. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; Kuchta, D.M. ; Rogers, D.L. ; Min Yang
more authors

We report a 3.3 V silicon optical receiver consisting of a CMOS-compatible lateral trench PIN photodiode and a transimpedance amplifier that achieved a sensitivity of -17. 1 dBm at 2.5 Gb/s and demonstrated error-free (BER<10/sup -10/) operation up to 6.5 Gb/s at 845 nm. This is the highest reported sensitivity at data rates above 2.0 Gb/s and the fastest operation of any Si-based optical receiver.

Published in:

Optical Fiber Communication Conference and Exhibit, 2001. OFC 2001  (Volume:4 )

Date of Conference:

17-22 March 2001